Conte aos seus amigos sobre este item:
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science Debashis Bhattacharya 1990 edition
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science
Debashis Bhattacharya
To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel.
160 pages, biography
| Mídia | Livros Hardcover Book (Livro com lombada e capa dura) |
| Lançado | 31 de dezembro de 1989 |
| ISBN13 | 9780792390589 |
| Editoras | Springer |
| Páginas | 160 |
| Dimensões | 155 × 235 × 11 mm · 426 g |
| Idioma | Inglês |
Mais por Debashis Bhattacharya
Mostrar tudoVer tudo de Debashis Bhattacharya ( por exemplo DVD , Hardcover Book , Paperback Book e CD )